IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:) PATENT APPLICATION
Inventors:	Jer-Shen Maa, Jong-Jan Lee, Douglas J. Tweet and Sheng Teng Hsu)))
Serial No.:	Not Yet Assigned) Attorney Docket No.) SLA 0780
Filed:	Herewith)
Title:	METHOD OF MAKING RELAXED SILICON- GERMANIUM ON INSULATOR VIA LAYER TRANSFER WITH STRESS REDUCTION))))

Honorable Commissioner for Patents Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. §1.97

Sir:

Listed on attached Form PTO-1449 is information submitted pursuant to 37 C.F.R. §1.56. A copy of each listed publication is submitted herewith.

Applicant respectfully requests that the listed information be considered by

the Examiner and made of record in the above-identified application.

Respectfully submitted

Reg. No. 27,672

David C. Ripma, Patent Counsel Sharp Laboratories of America, Inc.

5750 NW Pacific Rim Boulevard, Camas, WA 98607

Telephone: (360) 834-8754 Facsimile: (360) 817-8505

_	_
п	_
•	• 1
11	- 1

1449A/PTO U.S. Department of Commerce		Complet If Known			
Rev. 10/95 Patent and Trademark Office				Application Number	
LIST OF PRIOR ART CITED				Filing Date	September 30, 2003
BY APPLICANT (use as many sheets as necessary)				First Named Inventor	Jer-shen Maa
				Group Art Unit	
			s necessary)	Examiner Name	
Sheet	1	of	1	Attorney Docket No.	SLA.0780

OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS				
Examiner Cite No.1		Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, country where published, source.		
		K. RIM et al., Strained Si for sub-100 nm MOSFETs, Proceedings of the 3rd International Conference on SiGe Epitaxy and Heterostructures, Sante Fe, New Mexico, March 9-12, 2002, p125.		
		M. BRUEL et al., Smart-Cut: A New Silicon On Insulator Material Technology Based on Hydrogen Implantation and Wafer Bonding, Jpn. J. Appl. Phys., Vol. 36, 1636 (1997).		
		ZY. CHENG et al., SiGe-on insulator (SGOI): Substrate Preparation and MOSFET Fabrication for Electron Mobility Evaluation, 2001 IEEE International SOI Conference Proceedings p 13.		
		Z. CHENG et al., Relaxed Ssilicon-Germanium on Insulator Substrate by Layer Transfer, Journal of Electronics Materials, Vol. 30, No. 12, 2001, L37.		
		G. TARASCHI et al., Relaxed SiGe on Insulator Fabricated via Wafer Bonding and Layer Transfer: Etch-back and Smart-Cut Alternatives, Electrochemical Society Proceedings Vol. 2001-3, p27.		
		LJ. HUANG et al., Carrier Mobility Enhancement in Strained Si-on-Insulator Fabricated by Wafer Bonding, 2001 Symposium on VLSI Technology Digest of Technical Papers, p 57.		
		7. T.A. LANGDO et al., Preparation of Novel SiGe-Free Strained Si on Insulator Substrates, 2002 IEEE International SOI Conference Proceedings, October 2001, p211.		
		H. YIN et al., Strain relaxation of SiGe islands on compliant oxide, Journal of Applied Physics, 91, 2002, 9718.		

_	_	İ
Examiner	Date	İ
Signature	Considered	
Signature	Considered	

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.